Skip Navigation Links
Strona główna/Home
Rada Naukowa/Scientific Council
Redakcja/Editorial office
Dla Autorów/For Authors
Recenzenci/Reviews
Wyszukaj/Search
Archiwum/Archives
Kontakt/Contact
Prenumerata/Subscription

Jesteś gościem nr:
531449
   

Szczegóły artykułu:

Wydawnictwo: Academic Journals Poznan University of Technology

Numer: 80/2014 Str: 167


Autorzy: Piotr Kozierski, Marcin Lis, Andrzej Królikowski


Tytuł: Implementation of fast uniform random number generation on FPGA


Streszczenie: The article presents approach to implementation of random number generator on FPGA unit. The objective was to select a generator with good properties (correlation values and matching of probability density function were taken into account). Design focused on logical elements so that the pseudo-random number generation time depend only on the electrical properties of the system. The results are positive, because the longest time determining the pseudorandom number was 16.7ns for the “slow model” of the FPGA and 7.3ns for “fast model”, while one clock cycle lasts 20ns.


Słowa kluczowe: random number generator, uniform noise, FPGA unit, logic functions


[PDF]