Skip Navigation Links
Strona główna/Home
Rada Naukowa/Scientific Council
Redakcja/Editorial office
Dla Autorów/For Authors
Recenzenci/Reviews
Wyszukaj/Search
Archiwum/Archives
Kontakt/Contact
Prenumerata/Subscription

Jesteś gościem nr:
532590
   

Szczegóły artykułu:

Wydawnictwo: Academic Journals Poznan University of Technology

Numer: 104/2020 Str: 17


Autorzy: Robert Smyk, Maciej Czyżak


Tytuł: ON IMPLEMENTATION OF FFT PROCESSOR IN XILINX FPGA USING HIGH-LEVEL SYNTHESIS


Streszczenie: The paper presents results of the high level synthesis of an 1024-point radix-2 FFT processors in Xilinx Vivado FPGA environment. The use of various directives controlling the synthesis process is examined. The results indicate that using the proper set of directives the latency of the processor can be reduced by 95% from about 35k for the default parameters to 1.5k cycles after optimizations.


Słowa kluczowe: Fast Fourier Transform Processor, FPGA, High-level synthesis.


[PDF]